Number of the records: 1  

Automated generation of built-in self-repair architectures for random logic SoC cores

  1. TitleAutomated generation of built-in self-repair architectures for random logic SoC cores
    Author Dobai Roland 1983- SAVINFO - Ústav informatiky SAV    SCOPUS    RID
    Co-authors Baláž Marcel 1979- SAVINFO - Ústav informatiky SAV    SCOPUS    RID

    Fischerová Mária 1955- SAVINFO - Ústav informatiky SAV    SCOPUS

    Source document / Smail Niar DSD 2012 : 15th Euromicro Conference on Digital System Design. P. 73-78. - Piscataway : IEEE, 2012 ; Euromicro Conference on Digital System Design DSD 2012
    Languageeng - English
    CountryUS - United States of America
    Document kindrozpis článkov z periodík (rzb)
    CitationsKINCEL, A. Test and Dependable Methods for RISC Processor. Master's Thesis, 2014.
    CategoryADMB - Scientific papers in foreign non-impacted journals registered in Web of Sciences or Scopus
    Category of document (from 2022)V3 - Vedecký výstup publikačnej činnosti z časopisu
    Type of documentčlánok
    Year2012
    Registered inSCOPUS
    DOI 10.1109/DSD.2012.29
    article

    article

    rokCCIFIF Q (best)JCR Av Jour IF PercSJRSJR Q (best)CiteScore
    N
    rok vydaniarok metrikyIFIF Q (best)SJRSJR Q (best)
    2012
Number of the records: 1  

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.