Number of the records: 1  

FPGA implementation of a fast MDCT algorithm

  1. TitleFPGA implementation of a fast MDCT algorithm
    Author Šimlaštík Martin SAVINFO - Ústav informatiky SAV
    Co-authors Malík Peter 1980 - SAVINFO - Ústav informatiky SAV    SCOPUS    RID    ORCID

    Pikula Tomáš SAVINFO - Ústav informatiky SAV    SCOPUS

    Baláž Marcel 1979- SAVINFO - Ústav informatiky SAV    SCOPUS    RID

    Source document / Novák Ondřej ; Kubátová Hana ; Kabalík Pavel ; Buček Jiří 2006 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems : proceedings. S. 228-229. - Praha : Czech Technical University Publishing House ; 2006 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems
    Languageeng - English
    CountryCZ - Czech Republic
    Document kindrozpis článkov z periodík (rzb)
    CitationsLEI, S.F. - YAO, S.N. A memory-free modified discrete cosine transform architecture for MPEG-2/4 AAC. In IET CIRCUITS DEVICES & SYSTEMS. ISSN 1751-858X, 2010, vol. 4, no. 1, pp. 14-23. Dostupné na: https://doi.org/10.1049/iet-cds.2008.0214.
    CategoryAEC - Scientific papers in foreign peer-reviewed proceedings, monographs
    Category of document (from 2022)V2 - Vedecký výstup publikačnej činnosti ako časť editovanej knihy alebo zborníka
    Type of documentpríspevok
    Year2006
    Registered inWOS
    Registered inSCOPUS
    DOI 10.1109/DDECS.2006.1649620
    article

    article

    rok vydaniarok metrikyIFIF Q (best)SJRSJR Q (best)
    0
Number of the records: 1  

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.